References

  • [1] Baker, J. et al. CMOS – Circuit Design, Layout, and Simulation. New York: IEEE Press, 1998.
  • [2] Bo, G. M. et al. A Current Mode CMOS Multi-Layer Perceptron. Proceedings of Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems. [Online]. Pp. 103 – 106, 1998. Available: http://ieeexplore.ieee.org/iel3/3550/10641/00493778.pdf?arnumber=493778
  • [3] Bo, G. M. et al. An Experimental Analog CMOS Self-Learning Chip. IEEE. [Online]. Available: http://ieeexplore.ieee.org/iel3/3550/10641/000758856.pdf?arnumber=758856
  • [4] Bo, G. M. et al. A Reconfigurable Analog VLSI Neural Network Architecture with Non-Linear Synapses. International Journal of Circuit Theory and Applications. [Online]. 26, pp. 307 – 315, 1998. Available: http://www3.interscience.wiley.com/cgi-bin/fulltext/2002/PDFSTART?CRETRY=1&SRETRY=0
  • [5] Bridges, S. et al. A Reconfigurable VLSI Learning Array. University of Washington. [Online]. Available: http://www.cs.washington.edu/homes/seth/pubs/esscirc05_pv.pdf
  • [6] Brown, W. D. and Brewer, J. E. Nonvolatile Semiconductor Memory Technology: A Comprehensive Guide to Understanding and Using NVSM Devices. (ed.). New York: IEEE Press, 1998.
  • [7] Cairnes, G. and Tarassenko. Learning with Analog MLPs. IEEE, 1994. [Online]. Pp. 67 – 75. Available: http://ieeexplore.ieee.org/iel2/4493/12740/00593184.pdf?tp=&arnumber=593184&isnumber=12740
  • [8] Camenzing, H. Designing Analog Chips. [Online]. 2005. Available: http://www.arraydesign.com/downloads/
  • [9] Choi, Y.K. and Lee, S. Subthreshold MOS Implementation of Neural Networks with On-Chip Error Back-Propagation Learning. Proceedings to the 1993 International Joint Conference on Neural Networks. [Online]. Pp. 849 – 852, 1993. Available: http://ieeexplore.ieee.org/iel4/5797/15487/00714046.pdf?arnumber=714046
  • [10] Cong, L. and Black, W. A New Charge Redistribution D/A and A/D Converter Technique – Pseudo C-2C Ladder. Proceedings 43rd Midwest Symposium on Circuits and Systems. [Online]. Pp. 498 – 501, 2000. Available: http://ieeexplore.ieee.org/iel5/7554/20582/00951692.pdf?arnumber=951692
  • [11] Delbrück, T. Bump Circuits for Computing Similarity and Dissimilarity of Analog Voltages. Computation and Neural Systems Program. [Online]. California Institute of Technology, 1993. Available: http://www.ini.unizh.ch/~tobi/anaprose/bump/bump.pdf
  • [12] Fabri, M. A., Coggins, R. J., Flower, B. G. Adaptive Analog VLSI Neural Systems. Australia: Chapman & Hall. 1996.
  • [13] Gray, P. R., Wooley, B. A., Brodersen, R. W. Analog MOS Integrated Circuits, II. (ed). New York: IEEE Press, 2000.
  • [14] Haykin, S. Neural Networks: A Comprehensive Foundation. (2nd Ed.). New Jersey: Prentice-Hall. 1999.
  • [15] Hollar, M. et al. An Electrically Trainable Artificial Neural Network (ETANN) with 10240 “Floating Gate” Synapses. Proceedings of International Joint Conference of Neural Networks. [Online]. Pp. 191 – 196. Available: http://ieeexplore.ieee.org/iel2/842/3401/00118698.pdf?arnumber=118698
  • [16] Hsu, D. et al. A Silicon Primitive for Competitive Learning. NIPS. [Online]. Pp. 713 – 719, 2000. Available: http://www.cs.washington.edu/homes/diorio/Publications/CoAuthConfPapers/DavidHsu/nips01.pdf
  • [17] Kolen, J. F. and Kremer, S. C. Dynamic Recurrent Networks. New York: IEEE Press. 2001.
  • [18] Lansner, J. A. and Lehmann, T. An Analog CMOS Chip Set for Neural Topologies. IEEE Transactions on Neural Networks, Vol. 4, No. 3, 1993. [Online] Pp. 441 – 444. Available: http://ieeexplore.ieee.org/iel4/72/5697/00217186.pdf?arnumber=217186
  • [19] Lee, E. and Gulak, P. G. Current-Mode Multivalued Dynamic MOS Memory with Error Correction. IEE Electronics Letters, Vol. 28, No. 11, 1992. [Online]. Pp. 1067 – 1069. Available: http://www.eecg.toronto.edu/~gulak/papers/Lee92a.pdf
  • [20] Lee, E. and Gulak, P. G. Field Programmable Analog Array Based on MOSFET Transconductors. IEE Electronics Letters, Vol. 28, No. 1, 1992. [Online]. Pp. 28 – 29. Available: http://www.eecg.toronto.edu/~gulak/papers/Lee92b.pdf
  • [21] Lee, E. and Gulak, P. G. A CMOS Field Programmable Analog Array. IEEE J. of Solid State Circuits, Vol. 26, No. 12, 1991. [Online]. Pp. 1860 – 1867. Available: http://www.eecg.toronto.edu/~gulak/papers/Lee91a.pdf
  • [22] Lee, E. and Gulak, P. G. Error Correction Technique for Multivalued MOS Memory. IEE Electronics Letters, Vol. 27, No. 15, 1991. [Online]. Pp. 1321 – 1323. Available: http://www.eecg.toronto.edu/~gulak/papers/Lee91b.pdf
  • [23] Liu, S. et al. Analog VLSI: Circuits and Principles. Massachusetts: MIT Press. 2002.
  • [24] McNeill, D. and Freiberger, P. Fuzzy Logic: The Revolutionary Computer Technology that is Changing our World. Simon & Schuster. 1993.
  • [25] Mead, C. A. Analog VLSI and Neural Systems. Addison Wesley. 1989.
  • [26] Mead, C. A. and Conway, L. Introduction to VLSI Systems. Addison-Wesley Publishing Company, Inc. 1980.
  • [27] Minsky, M. and Papert, S. Perceptrons: An Introduction to Computational Geometry. Massechusetts: MIT Press. 1969.
  • [28] Minsky, M. The Society of Mind. Simon & Schuster. 1986.
  • [29] Montlov, A. J. et al. Toward a General-Purpose Analog VLSI Neural Network with On-Chip Learning. IEEE Transactions on Neural Networks, Vol. 8, No. 2, 1997. [Online]. Pp. 413 – 423. Available: http://ieeexplore.ieee.org/iel4/72/12158/00557695.pdf
  • [30] Rao, M. A. and Srinivas, J. Neural Networks: Algorithms and Applications. England: Alpha Science. 2003.
  • [31] Soucek, B. Neural and Intelligent Systems Integration. New York: John Wiley and Sons. 1991.
  • [32] Waheed, K. and Salam, F. A Mixed Mode Design for a Self-programming Chip for Real-Time Estimation, Prediction, and Control. San Diego State University. [Online]. 2000. Available: http://www.engineering.sdsu.edu/~waheed/papers/mwscas2000_micro.pdf
  • [33] Werbos, P. J. Neural Networks that Actually Work in Diagnostics, Prediction, and Control: Common Misconceptions vs. Real-World Success. International Joint Conference of Neural Networks. [Online]. 2004. Available: http://ebrains.la.asu.edu/~jennie/tutorial/Tutorial_IJCNN04_Werbos.pdf

Image Credits

  • [1] Neuron picture used in header background:
    http://www.maxon.net/pages/gallery/pix/neuron.jpg
    © Peter Clevestig – http://www.dez3d.com
  • [2] Picture of CMOS MOSFET transistor (colorized):
    http://en.wikipedia.org/wiki/Image:Lateral_mosfet.svg
    Cyril Buttay - “Cross section of a lateral MOSFET”
  • [3] Picture of a CMOS Inverter:
    http://en.wikipedia.org/wiki/Image:Static_CMOS_Inverter.png
    Magnus Persson - “Static CMOS Inverter”
  • [4] Micrograph of a RF CMOS Chip:
    http://www.iis.ee.ethz.ch/research/digital/telecom_mux.en.pr.html
    (no longer available)
  • [5] Diagram of a Backpropagation Neural Network:
    http://en.wikipedia.org/wiki/Image:Neural_Network.gif
    Copied from Government web site:
    http://smig.usgs.gov/SMIG/features_0902/tualatin_ann.fig3.gif
    (USGS-authored or produced data and information are in the public domain)
  • [6] All other images have been created by Malcolm Stagg

All wikipedia uploaded images are under:
  • GNU Documentation Free License
  • Creative Commons Attribution ShareAlike license version 2.5

Acknowledgements

  • Victoria Stagg
    • My mother, for all of her help and support
  • Andrew Stagg
    • My brother, for all of his help and support
  • Dr. Jim Haslett, University of Calgary
    • For use of the ATIPS laboratory, to use Cadence Virtuoso
  • John Carney, Cadence Design
    • For the demo license of Cadence Orcad Layout
  • Dr. Vance Tyree, MOSIS Corporation
    • For agreeing to accept a fabrication proposal under the MOSIS education program
  • David Wells, Auton Engineering, Ltd.
    • For printing my trifold
Copyright © Malcolm Stagg 2006. All Rights Reserved.
Website: http://www.virtualsciencefair.org/2006/stag6m2. Email: malcolmst@shaw.ca.